

Brief Data Sheet

Issue 02 Date 2018-10-30

Copyright © HiSilicon Technologies Co., Ltd. 2018. All rights reserved.

No part of this document may be reproduced or transmitted in any form or by any means without prior written consent of HiSilicon Technologies Co., Ltd.

Trademarks and Permissions

(2), **HISILICON**, and other HiSilicon icons are trademarks of HiSilicon Technologies Co., Ltd. All other trademarks and trade names mentioned in this document are the property of their respective holders.

Notice

The purchased products, services and features are stipulated by the contract made between HiSilicon and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements, information, and recommendations in this document are provided "AS IS" without warranties, guarantees or representations of any kind, either express or implied.

The information in this document is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents, but all statements, information, and recommendations in this document do not constitute a warranty of any kind, express or implied.

HiSilicon Technologies Co., Ltd.

- Address: New R&D Center, Wuhe Road, Bantian, Longgang District, Shenzhen 518129 P. R. China
- Website: http://www.hisilicon.com
- Email: support@hisilicon.com



Introduction

Hi3556 V200 is a high-performance and low-power mobile camera SoC that is designed for streaming media rearview mirror cameras. Hi3556 V200 supports H.265/H.264 encoding and decoding, with performance up to 4MP30/1080P60. Integrated with the HiSilicon fourthgeneration ISP, Hi3556 V200 provides WDR, multi-level NR, and multiple image enhancement and correction algorithms, allowing customers to capture images of professional quality. With the advanced low-power process and architecture design, Hi3556 V200 provides customers with a long-lasting battery life.

Backed by the dual-core Cortex-A7 CPU, Hi3556 V200 offers the dual-system solution, enabling fast startup, real-time performance, and connections with rich peripheral drives.

Hi3556 V200 supports the product miniaturization design because it uses the advanced 28 nm low-power process and miniaturization package and embedded 1 Gb DDR3(L) SDRAM.

With the stable and easy-to-use SDK design, Hi3556 V 200 can assist customers in rapid product mass production.

Key Specifications

Dual-Sensor Access

Dual-channel input applications, such as streaming media rear-view mirror cameras. Dual-channel H.265/H.264 encoding/decoding at 1920 x 1080@30 fps or 2688 x 1600@30 fps

Fast Startup



Major Specifications

Processor Core

- ARM Cortex A7 MP2 @900 MHz, 32 KB I-cache, 32 KB D-cache, and 256 KB L2 cache
- Neon acceleration and integrated FPU

Video Encoding and Decoding

- H.265 Main Profile, level 5.1
- H.264 Baseline/Main/High Profile, level 5.1
- I-/P-slice supported in H.265/H.264 encoding and decoding
- Baseline JPEG

Video Encoding and Decoding Performance

- Maximum resolution for H.265/H.264 encoding and decoding: 2688 x 1600
- H.265/H.264 encoding and decoding performance:
 2688 x 1600@30 fps + 1024 x 576@30 fps encoding
 2688 x 1600@30 fps decoding
- Maximum resolution for JPEG encoding and decoding: 8192 x 8192
- Maximum JPEG encoding and decoding performance: 4000 x 3000 fps
- Multiple bit rate control modes such as CBR, VBR, and FIXQP
- Maximum bit rate for H.265/H.264 encoding output: 100 Mbit/s
- Encoding of eight ROIs
- VI
- 4-lane image sensor serial input, and MIPI, sub-LVDS,
- and HiSPi interfaces
 Division of the 4-lane MIPI sensor input into two groups of 2-lane MIPI input
- Maximum resolution of the first input: 2688 x 1600; maximum resolution of the second input: 2048 x 1536
- 10-/12-/14-bit Bayer RGB DC timing VI
- BT.656 and BT.1120 video input in YUV format
- One YUV input through the MIPI

ISP and Image Processing

- Multi-channel TDM for processing 2-channel sensor video input
- Adjustable 3A functions (AE, AWB, and AF)
- FPN removal
- 2-frame WDR exposure, local tone mapping, strong light suppression, and backlight compensation
- Defect pixel correction and LSC
- Multi-level 3DNR, which removes motion smearing and chroma noise and provides excellent image effects in low

illumination

- 3D-LUT color adjustment
- Image dynamic contrast enhancement and edge enhancement
- CAC and purple fringe removal
- Dehaze
- 6-DoF image stabilization (based on video or gyro information) and rolling-shutter correction
- Lens GDC
- Image rotation by 90° or 270°
- Image mirror and flip
- Multi-channel 1/15.5x–16x scaling for output
- OSD overlaying of up to eight regions before encoding
- ISP adjustment tool on the PC

Graphics Processing

- 2D graphics acceleration
- Maximum output resolution: 1920 x 1080.

VO

- Overlay of two layers (video layer and graphics layer)
- HDMI 1.4 interface, with the maximum output of 1920 x 1080@60 fps
- 4-lane MIPI DSI output
- 6-/8-/16-/18-/24-bit digital LCD interface
- BT.656/BT.1120 interface

Intelligent Analysis

• Facial recognition, target detection and tracking, and scenario identification

Audio Interface

- Integrated audio codec, supporting 16-bit audio input and output
- Single-end dual-channel input and stereo output
- I²S interface for connecting to external audio codec
- HDMI audio output

Audio Encoding and Decoding

- Voice encoding/decoding complying with multiple protocols by using software
- Audio encoding formats such as AAC/G.711/G.726
- Audio VQE processing

Security Engine

- AES, DES, and 3DES encryption and decryption algorithms implemented by using hardware
- RSA 1024/2048/4096 signature verification algorithms implemented by using hardware
- HASH-SHA1/224/256/384/512 and HMAC_SHA1/224/256/384/512 tamper-proofing algorithms implemented by using hardware



- Built-in 8-kb OTP storage space
- Built-in hardware true random number generator
- Secure boot

Peripheral Interfaces

- Two SDIO 3.0 interfaces. One can be connected to the SD3.0 card.
- One USB 2.0 port, supporting the configurable host or device mode
- Output of the internal POR signal
- Independent battery for the built-in RTC
- Integrated 2-channel LSADC
- Multiple I²C interfaces, SPI, and UART interfaces
- One IR interface
- Three PWM interfaces

Memory Interfaces

- Embedded 1 Gb DDR3(L) SDRAM
- SPI NOR flash interface
 - 1-/2-/4-line mode
 - 3-/4-byte address mode
 - Maximum capacity: 256 MB
- SPI NAND flash interface
 - Up to 24 bit/1 KB ECC performance
 - Maximum capacity: 1GB
- eMMC 4.5 interface
 - 4-bit data width

Boot

• Booting from the SPI NOR flash memory, SPI NAND flash memory, or eMMC

Image Burning Mode

- Image burning over UART 0
- Image burning over the SD card
- Image burning over the USB device

SDK

- Linux+Huawei LiteOS dual-system solution
- High-performance H.265 iOS/Android decoding library

Physical Specifications

- Operating voltages
 - 0.9 V core voltage
 - 1.8 V/3.3 V I/O voltage
 - 1.35 V voltage for the DDR3(L) SDRAM interface
- Package
 - Body size of 14 mm x 13 mm (0.55 in. x 0.52 in.), 0.65 mm (0.03 in.) ball pitch, TFBGA RoHS package with 306 pins



Functional Block Diagram





Hi3556 V200 Dual-Channel Driving Recorder Solution



- Dual-channel input 2-megapixel WDR (MIPI) + 2-megapixel AHD (MIPI/BT.656)
- H.265/H.264 encoding at (1920 x 1080 + 1920 x 1080 + 1024 x 576)@30 fps
- The RGB interface or MIPI DSI connects to the LCD, supporting low-delay preview.



Acronyms and Abbreviations

3DNR	three-dimensional noise reduction
6-DoF	six degrees of freedom
AAC	advanced audio coding
AE	automatic exposure
AES	advanced encryption standard
AF	auto focus
AWB	automatic white balance
CAC	chromatic aberration correction
CBR	constant bit rate
CPU	central processing unit
DDR	double data rate
DES	data encryption standard
DIS	digital image stabilization
DSI	display serial interface
ECC	error checking and correction
eMMC	embedded multimedia card
GDC	geometric distortion correction
HD	high definition
HDMI	high definition multimedia interface
HiSPi	high-speed serial pixel interface
IR	infrared spectrum
ISP	image signal processor
LSADC	low-speed analog-to-digital converter
LSC	lens shading correction
LVDS	low-voltage differential signaling
MIC	microphone
MIPI	mobile industry processor interface
NR	noise reduction
OSD	on-screen display
OTP	one-time programmable
POR	power-on reset
PWM	pulse-width modulation
RoHS	restriction of hazardous substances
ROI	region of interest
RSA	Rivest-Shamir-Adleman
RTC	real-time clock
SDIO	secure digital input output
SDK	software development kit
SDRAM	synchronous dynamic random access memory
SoC	system on a chip
TFBGA	thin & fine ball grid array
UART	universal asynchronous receiver transmitter
VBR	variable bit rate
VI VO	video input
VO NOD	video output
VOD	video on demand
VQE	voice quality enhancement
WDR	wide dynamic range



YUV

luminance-bandwidth-chrominance